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I. Introduction 
Drain corner-field induced band-to-band (B-B) tunneling in thin-oxide MOSFET’s has been 
identified as a fundamental limit in MOS device scaling [I]-[3]. The LDD structure provides a 
simple solution to this drain leakage problem [2], [3]. Under the same bias condition, gate current 
(I,) is also observed for a wide range of oxide thickness. This charge transport through oxide in 
the gate-drain overlap region plays an essential role in electrical erase for a class of non-volatile 
memories commonly known as “flash EEPROM’s” [4]-161. However, it also raises the issue of 
device degradation and gate oxide breakdown because it can lead to charge trapping in the oxide. 
The origin of this off-state gate current in SiOz-gate n-channel MOSFET’s , which occurs at high 
drain voltages, has been attributed to Fowler-Nordheim (F-N) tunneling of electrons from the gate 
for Si02 thinner than lOOA,  and to hot-hole injection from the drain for thicker Si02 [3],  [7]. For 
NH3-nitrided gate oxide (NO) prepared by rapid thermal nitridation (RTP), a significant I, at drain 
voltages as low as 4V and I, injection efficiency as high as 0.8 were reported in the n-channel 
MOSFET’s [8]. On the other hand, an N2O-based nitridation technology has been extensively 
studied recently as a more promising alternative to NH3 nitridation because of its simpler 
processing and absence of detrimental H-related species in the nitridation ambient [9]-[ 121. 
Nevertheless, the off-state I, characteristics in MOSFET’s with NzO-based oxides as gate 
dielectrics has not yet been reported in literature. This work studied the characteristics of off-state 
I, in n-channel MOSFET’s with thin NzO-based gate dielectrics. N-MOSFET’s using conventional 
thermal oxide (OX) and reoxidized NH3-nitrided oxide (RONO) were also investigated for the 
purpose of comparison. 
11. Experimental 
The n-MOSFET’s used in this study were fabricated on p-type (100)-oriented Si wafer (6-8 52- 
cm) using conventional n’ polysilicon-gate technology. The channel doping (-2.1 Oi7 cm-’) was 
controlled by boron implant through a sacrificial oxide which was stripped after the implant, 
followed by gate dielectrics formation as described in Table 1. All gate oxides were finally 
annealed in N2 at 950°C for 25 min. The final thickness of all gate dielectrics was around 140A as 
measured by CV technique. No passivation film was used. Since off-state leakage is independent 
of channel length, devices with larger dimensions (L/W=20 pm/20 pm). were adopted in this work 
to prevent possible punchthrough during measurement and minimize fringe effect. 
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Table 1. Preparation sequences of gate oxides employed in this study 
samples oxidation nitridation reoxidation 
RONO 0 2 ,  850°C, 60min NH3, 950"C, 35min 0 2  , 95OoC, 30min 
- _ _ _ _ _ _  ------- ox 0 2  , 850°C, 70min 
N28N 0 2  , 850°C, 60min N20, 95OoC, 1Omin - - - - - - - 
N20G NzO, 95OoC, l2Omin -__--__ - - - - - - - 
111. Off-state gate leakage characteristics and discussion 
Fig. 1 shows the gate current (I,) characteristics of n-MOSFETs with OX, N20N and RONO, 
N20G gate dielectrics. In the Vd region (5V-lOV), where the drain leakage is dominated by B-B 
tunneling in drain corner, a Vd-exponentially dependent I, was observed in RONO and N20G 
devices, as shown in Fig.1. In contrast, no detectable I, was found in this Vd region for OX and 
N20N devices. I, only appeared in the high Vd region (>11V), where avalanche effect occurs in 
drain junction. F-N tunneling of electrons from nf poly-gate cannot account for this low-field I,, 
because the slopes of F-N plot for RONO and N20G devices in low field region, depicted in 
Fig.2, are much smaller than normal values (-10 A/cm*V), which would yield physically 
unreasonable low barrier height. While studies performed on MOS capacitors have indicated that 
the barrier height for e-injection in NzO-grown oxides is similar to that in pure Si02 [12]. 
Mechanism of hot-hole injection from the drain to the gate, proposed in [8], also cannot be 
responsible for the observed low-field I,, even if the nitridation-induced barrier height lowering 
effect is taken into account. We measured the off-state drain and gate leakage current on N2OG 
device under four different substrate bias. The results are given in Fig. 3. It can be clearly seen that 
although drain leakage is strongly affected by the avalanche effect in the drain-substrate junction, 
indicating hole trapping in gate oxide, the corresponding I, remains unchanged for all Vsub bias, 
suggesting that I, cannot be attributed to hot-hole injection. Similar results were also observed in 
RONO devices (not shown here). The model of shallow-trap-assisted tunneling of electrons from 
the gate [14] can readily explain the low-field I, observed in RONO and N20G devices. This 
argument is supported below by the channel hot-carrier stress experiments. Presented in Fig. 4 is 
the measured I, after different stress times of channel hot-electron injection. I, decreased 
monotonicly as the e'-injection and trapping proceeded because electron traps are filled by the 
injected electrons. This behaviour is contrary to the hot-hole injection model, since e--trapping 
should lead to increasing I, due to electric field enhancement in the drain junction. Experiment of 
hot-hole injection effect on I,, shown in Fig. 5 ,  further confirms the trap-assisted tunneling 
mechanism. Off-state I, remains unchanged during the whole hot-hole injection stress since the 
gate current conduction is not related to the holes but electrons only. 
IV. Summary 
Off-state gate current of n-channel MOSFET's with OX, RONO, N20N, and N20G oxides as 
gate dielectrics was. investigated in this work. It is revealed that gate current conduction 
mechanism in low field region is very different for these oxides. Enhanced conductivity is observed 
in RONO and N20G oxides, which is attributed to the trap-assisted tunneling mechanism. 
Therefore, in view of gate 'leakage, the method of nitridizing pre-grown thermal oxide is more 
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feasible than directly growing oxide in N20 ambient, especially in leakage sensitive applications, 
such as very-low-power battery-based circuits, DRAM cells, etc.. 
References 
[ 11 C. Chang and J. Lien, “Comor-field induced drain leakage in thin oxide MOSFETs,” in ZEDM 
Tech. Dig., 1987, pp.714-717. 
[2] T. Y. Chan, J. Chen, P. K. KO, and C. Hu, “The impact of gate-induced drain leakage current 
on MOSFET scaling,” in IEDM Tech. Dig., 1987, pp.718-721. 
[3] C. Chang, S. Haddad, B. Swaminathan, and J. Lien, “Drain-avalanche and hole-trapping 
induced gate leakage in thin-oxide MOS devices,” ZEEE Electron Device Lett., vo1.9, no.11, 
pp.588-590, 1988. 
[4] G. Samachisa et al., “A 128K flash EEPROM using double-polysilicon technology,” IEEE J .  
Solid-state Circuits, vol. SC-22, 110.5, p.676, 1987. 
[ 5 ]  H. Kume et al., “A flash-erase EEPROM cell with an asymmetric source and drain structure,” 
in ZEDM Tech. Dig., 1987, pp.560-563. 
[6] G. Verma and N. Mielke, “Reliability performance of ETOX based flash memories,” in 26th 
Proc. ZEEE Reliability Phys. Symp., Apr. 1988, p.158. 
[7] J. Chen, T. Y. Chan, P. K. KO, and C. Hu, “Gate current in off-state MOSFET,” ZEEE 
Electron Device Lett., vol. 10, 110.5, pp.203-205, 1989. 
[8] A. T. Wu, S. H. Lee, V. Murali, and M. Garner, “Off-state gate current in n-channel 
MOSFET’s with nitrided oxide gate dielectrics,” ZEEE Electron Device Lett., vol.11, no . l l ,  
[9] A. Uchiyama, H. Fukuda, T. Hayashi, T. Iwabuchi, and S. Ohno,“High-performance dual-gate 
sub-halfmicron CMOSFETs with 6-nm-thick nitrided Si02 films in an N20 ambient,” in IEDM 
Tech. Dig., 1990, pp.425-428. 
[lo] H. Hwang, W. Ting, D-L. Kwong and J. Lee, “Electrical and reliability characteristics of 
ultrathin oxynitride gate dielectric prepared by rapid thermal processing in N20,” in IEDM Tech. 
[11] Z. H. Liu, H. J. Wann, P. K. KO, C. Hu, and Y. C. Cheng, “Effects of N 2 0  anneal and 
reoxidation on thermal oxide characteristics,” ZEEE Electron Device Lett., vol. 13, pp.402-405, 
1992. 
[12] A. B. Joshl, G. Yoon, J. Kim, G. Q. Lo, and D-L. Kwong, “High-Field Breakdown in Thin 
Oxides Grown in N 2 0  Ambient,” ZEEE Trans. Electron Devices, vo1.40, 110.8, pp. 1437-1444, 
1993. 
[ 131 A. Ditali, V. Mathews, and P. Fazan, “Hot-carrier-induced degradation of gate dielectrics 
grown in nitrous oxide under accelerated aging,” ZEEE Electron Device Lett., vo1.13, no.10, 
[ 141 H. Wong and Y. C. Cheng, “Electronic conduction mechanisms in thin oxynitride films,” J. 
Appl. Phys. vo1.70(2), p.1078, 1991. 
pp.499-501, 1990. 
Dig., 1990, pp.421-424. 
pp.538-540, 1992. 
2 1  
1 0' 
1 0 4  
-1 v. 
10" i o q 3 ?  . , . , . . , . , . ' 
0 3 B 9 12 1 6  
Drain voltage (V) 
Fig. 1. Gate leakage current for N20G [full line), 
RONO (dashed line), OX [circles), and N 2 0 N  
(up triangles) devices. 
. l . I . I . I .  
N20G device, l~W=20/2Q~ m / 
Drain voltage (V) 
Vsub=O, -2, -4, -6V (from right to left). 
Fig. 3. Drain and gate leakage current at 
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Fig. 2. F-N plot for gate current of the n-MOSFETs 
with OX, RONO, N20N and N20G gate dielectrics. 
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Fig. 4. Off-state gate current measured at stress 
time=O, SO, 400, 2200, and 4000s (in the arrow 
direction). Hot-electron stress condition: Vg=7.SV, 
vd=7v, v,=v,*=ov. 
Vs=Vsub=OV 
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Fig. S. Off-state gate current measured at stress 
time=0, SO, 400, 2200, and 4000s. Hot-hole stress 
condition: Vo=0.7V. Vd=7V. v,=vq,,h=ov. 
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